



INFORMATION DISCLOSURE STATEMENT <small>PTO Form 1449</small>		Docket Number 1305.4US01	Serial Number 09/849,913
		Applicant(s) Sarkinen et al.	
		Filing Date 05/04/01	Group Art Unit 2661 2665
		RECEIVED MAR 22 2002	

U.S. PATENT DOCUMENTS

Technology Center 2600

EXAMINER INITIALS	REF	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB-CLASS	FILING DATE (IF APPROPRIATE)
DH		6,175,568	01/16/01	Awdeh	—	—	
DH		6,167,445	12/26/00	Gai et al.	—	—	
DH		6,166,403	12/26/00	Castagnetti et al.	—	—	
DH		6,141,686	10/31/00	Jackowski et al.	—	—	
DH		6,136,638	10/24/00	Lee et al.	—	—	
DH		6,072,989	06/06/00	Witters et al.	—	—	
DH		6,047,002	04/04/00	Hartmann et al.	—	—	
DH		6,046,980	04/04/00	Packer	—	—	
DH		6,046,979	04/04/00	Bauman	—	—	
DH		6,032,190	02/29/00	Bremer et al.	—	—	
DH		5,995,439	11/30/99	Watanabe et al.	—	—	
DH		5,973,952	10/26/99	Crafts	—	—	
DH		5,943,481	08/24/99	Wakeland	—	—	
DH		5,923,596	07/13/99	Wu et al.	—	—	
DH		5,907,511	05/25/99	Crafts	—	—	
DH		5,901,095	05/04/99	Crafts	—	—	
DH		5,896,383	04/20/99	Wakeland	—	—	
DH		5,828,654	10/27/98	Takase et al.	—	—	
DH		5,812,476	09/22/98	Segawa	—	—	
DH		5,764,641	06/09/98	Lin	—	—	
DH		5,666,353	09/09/97	Klausmeier et al.	—	—	
DH		5,600,598	02/04/97	Skjaveland et al.	—	—	
DH		5,598,410	01/28/97	Stone	—	—	
DH		5,566,170	10/15/96	Bakke et al.	—	—	
DH		5,541,920	07/30/96	Angle et al.	—	—	


FOREIGN PATENT DOCUMENTS

EXAMINER INITIALS	REF	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB-CLASS	TRANSLATION	
							YES	NO

OTHER DOCUMENTS

DH		"Frame Based ATM Over SONET/SDH Transport (FAST)," The ATM Forum, Technical Committee, fb-fbatm-0151.000, July 2000, 37 pgs.
DH		William Wong, "Network Processors Take The High Road... And The Low Road," Electronic Design, July 10, 2000, http://www.planetee.com/planetee/servlet/DisplayDocument?ArticleID=6798 , Retrieved June 15, 2001, 3 pgs.
DH		"Network Processors Take The High Road... And The Low Road," Electronic Design, July 10, 2000, http://www.planetee.com/planetee/servlet/DisplayDocument?ArticleID=6799 , Retrieved June 15, 2001, 2 pgs.

Examiner:	DUC Hfo	Date Considered:	1-21-05
-----------	---------	------------------	---------

INFORMATION DISCLOSURE STATEMENT <small>PTO Form 1449</small>		 Page 2 of 6 RECEIVED MAR 22 2002 Technology Center 2600 2601 2665
		Docket Number 1305.4US01 Serial Number 09/849,913 Applicant(s) Sarkinen et al. Filing Date 05/04/01 Group Art Unit
DH		"Network Processors Take The High Road... And The Low Road," Electronic Design – July 10, 2000, http://www.planetee.com/planetee/servlet/DisplayDocument?ArticleID=6800 , Retrieved March 7, 2002, 3 pgs.
DH		"Network Processors Take The High Road... And The Low Road," Electronic Design, July 10, 2000, http://www.planetee.com/planetee/servlet/DisplayDocument?ArticleID=6802 , Retrieved June 15, 2001, 1 pg.
DH		"Network Processors Take The High Road... And The Low Road," Electronic Design, July 10, 2000, http://www.planetee.com/planetee/servlet/DisplayDocument?ArticleID=6804 , Retrieved June 15, 2001, 1 pg.
DH		"Network Processors Take The High Road... And The Low Road," Electronic Design, July 10, 2000, http://www.planetee.com/planetee/servlet/DisplayDocument?ArticleID=6806 , Retrieved June 15, 2001, 1 pg.
DH		"Network Processors Take The High Road... And The Low Road," Electronic Design, July 10, 2000, http://www.planetee.com/planetee/servlet/DisplayDocument?ArticleID=6808 , Retrieved June 15, 2001, 1 pg.
DH		"EZchip Technologies Completes Filing Patent Applications For Its 10/40G Network Processor Core Technology," EZchip – Press Release, June 8, 2000, http://www.ezchip.com/html/press_000918.html , printed January 22, 2001, 3 pgs.
DH		"7-Layer Packet Processing: A Performance Analysis, White Paper," EZchip, http://www.ezchip.com/html/tech_7layers.html , Retrieved January 22, 2001, 8 pgs.
DH		"Network Process Designs for Next-Generation Networking Equipment, White Paper," EZchip, http://www.ezchip.com/html/tech_nsppaper.html , Retrieved January 22, 2001, 8 pgs.
DH		"GILDER TECHNOLOGY REPORT," EZchip, September 2000, http://www.ezchip.com/html/gilder.html , Retrieved January 22, 2001, 2 pgs.
DH		"Putting Routing Tables in Silicon," IEEE NETWORK, Vol. 6, No. 1, January 1992, 11 pgs.
DH		Bossardt et al., "ABR Architecture and Simulation for an Input-Buffered and Per-VC-Queued ATM Switch," Department of Electrical and Computer Engineering, University of Illinois, 6 pgs.
DH		"C-5™ Digital Communications Processor," Product Brief, C-PORT, A Motorola Company, Date Unknown, 8 pgs.
DH		David Husak, "Network Processors: A Definition and Comparison," C-PORT, A Motorola Company, Date Unknown, 8 pgs.
DH		"Products," Applications, C-PORT, A Motorola Company, http://www.cportcorp.com/products/applications.htm , Retrieved January 23, 2001, 3 pgs.
DH		Husak et al., "Network Processor Programming Models: The Key to Achieving Faster Time-to-Market and Extending Product Life," C-PORT, A Motorola Company, May 4, 2000, 8 pgs.

Examiner:	Duc - fto	Date Considered:	1-21-05
-----------	-----------	------------------	---------